Constraining Designs for Synthesis and Timing Analysis
This book serves as a hands-on guide to timing constraints in integrated circuit design. Readers will learn to maximize performance of their IC designs, by specifying timing requirements correctly. Coverage includes key aspects of the design flow impacted by timing constraints, including synthesis, static timing analysis and placement and routing. Concepts needed for specifying timing requirements are explained in detail and then applied to specific stages in the design flow, all within the context of Synopsys Design Constraints (SDC), the industry-leading format for specifying constraints.
Provides a hands-on guide to create constraints for synthesis and timing analysis, using Synopsys Design Constraints (SDC), the industry-leading format for specifying constraints Explains fundamental concepts around SDC constraints and its application in a designExplains SDC command syntax, semantics and options Includes key topics of interest to a synthesis, static timing analysis or place and route engineer Explains which constraints command to use for ease of maintenance and reuse, given several options possible to achieve the same effect on timing